

BNL-Nevis integration test

José I. Crespo-Anadón for the BNL and Nevis Electronics Teams

9/26/2016 SBND Electronics/DAQ Meeting






Goal

• Test optical link between BNL's Warm Interface Board (WIB) and Nevis's Front End Module (FEM).



Setup



Magic Blue Box not available.
Used modified uB clock
module (16 MHz) directly to

WIB (WIB output at 2 MHz)

BNL / N

Nevis

Slow readout through controller (no XMIT used)

PCIe card
DAQ PC

Clock

Trigger sent only to controller: Asynchronous readout of WIB

Crate

FEM


Controller

3

Success!



Example



Lessons learned

- Successful optical link between BNL's WIB and Nevis' FEM ► Hardware works.
- Need to define a protocol between BNL's WIB and Nevis' FEM for error handling ► Further work needed in FPGAs firmware.

Next test

- In November.
- Synchronous readout (BNL receiving calibration pulse from Nevis Trigger Board).
- Using Magic Blue Box? (not critical)
- Longer test ➤ Control error rate.

Backup

